

REVISIONS

LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
C	Redrawn with changes. Added device types 19 through 22. Added vendor CAGE 65786 for device types 19 and 20. Added vendor CAGE 61772 for devices 21 and 22. Corrected errors to Table I. Added pin 1 reference to case outline U. Editorial changes throughout.	93-04-28	M. A. Frye

REV																				
SHEET																				
REV	C	C	C	C	C	C	C	C	C	C	C	C	C							
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27							
REV STATUS OF SHEETS				REV		C	C	C	C	C	C	C	C	C	C	C	C	A	C	C
				SHEET		1	2	3	4	5	6	7	8	9	10	11	12	13	14	

<p align="center">STANDARDIZED MILITARY DRAWING</p> <p>THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE</p> <p>AMSC N/A</p>	PREPARED BY James E. Jamison	DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		
	CHECKED BY Charles Reusing	MICROCIRCUIT, MEMORY, DIGITAL, CMOS, 1K x 8 DUAL PORT STATIC RANDOM ACCESS MEMORY (SRAM), MONOLITHIC SILICON		
	APPROVED BY Michael A. Frye	SIZE A	CAGE CODE 67268	5962-86875
	DRAWING APPROVAL DATE 11 MAY 1988	SHEET 1 OF 27		
	REVISION LEVEL C			

DESC FORM 193
JUL 91

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.


5962-E118-93

9004708 0005837 407

1. SCOPE

1.1 Scope. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".

1.2 Part or Identifying Number (PIN). The complete PIN shall be as shown in the following example:



1.2.1 Device types. The device types shall identify the circuit function as follows:

Device type	Generic number 1/	Circuit function	Access time
01		1K x 8 bit dual port CMOS SRAM (Master)	90 ns
02		1K x 8 bit dual port CMOS SRAM (Master)	70 ns
03		1K x 8 bit dual port CMOS SRAM (Master)	55 ns
04		1K x 8 bit dual port CMOS SRAM (Master)	45 ns
05		1K x 8 bit dual port CMOS SRAM (Master)	90 ns (data retention)
06		1K x 8 bit dual port CMOS SRAM (Master)	70 ns (data retention)
07		1K x 8 bit dual port CMOS SRAM (Master)	55 ns (data retention)
08		1K x 8 bit dual port CMOS SRAM (Master)	45 ns (data retention)
09		1K x 8 bit dual port CMOS SRAM (Slave)	90 ns
10		1K x 8 bit dual port CMOS SRAM (Slave)	70 ns
11		1K x 8 bit dual port CMOS SRAM (Slave)	55 ns
12		1K x 8 bit dual port CMOS SRAM (Slave)	45 ns
13		1K x 8 bit dual port CMOS SRAM (Slave)	90 ns (data retention)
14		1K x 8 bit dual port CMOS SRAM (Slave)	70 ns (data retention)
15		1K x 8 bit dual port CMOS SRAM (Slave)	55 ns (data retention)
16		1K x 8 bit dual port CMOS SRAM (Slave)	45 ns (data retention)
17		1K x 8 bit dual port CMOS SRAM (Master)	35 ns
18		1K x 8 bit dual port CMOS SRAM (Slave)	35 ns
19		1K x 8 bit dual port CMOS SRAM (Master)	35 ns
20		1K x 8 bit dual port CMOS SRAM (Slave)	35 ns
21		1K x 8 bit dual port CMOS SRAM (Master)	35 ns (data retention)
22		1K x 8 bit dual port CMOS SRAM (Slave)	35 ns (data retention)

1.2.2 Case outlines. The case outlines shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	Terminals	Package style
X	GDIP1-T48 or CDIP2-T48	48	dual-in-line
Y	See figure 1	48	square leadless chip carrier
Z	CQCC1-N52	52	square leadless chip carrier
U	See figure 1	48	flat pack

1.2.3 Lead finish. The lead finish shall be as specified in MIL-M-38510. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

1.3 Absolute maximum ratings. 2/

Supply voltage range (V_{CC})	- - - - -	-0.5 V dc to +7.0 V dc
Input voltage range	- - - - -	-0.5 V dc to +7.0 V dc
Output sink current	- - - - -	50 mA
Output short circuit duration	- - - - -	10 seconds
Power dissipation (P_D)	- - - - -	1.5 W

1/ Generic numbers are listed on the Standardized Military Drawing Source Approval Bulletin at the end of this document and will also be listed in MIL-BUL-103.

2/ All voltages referenced to GND.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-86875
		REVISION LEVEL C	SHEET 2

DESC FORM 193A

JUL 91

■ 9004708 0005838 343 ■

Thermal resistance, junction-to-case (Θ_{JC}):	
Case X - - - - -	30°C/W <u>3/</u>
Case Y and U - - - - -	12°C/W <u>3/</u>
Case Z - - - - -	See MIL-STD-1835
Junction temperature - - - - -	+150°C <u>4/</u>
Temperature under bias - - - - -	-55°C to +125°C
Storage temperature range - - - - -	-65°C to +150°C
Lead temperature (soldering, 10 seconds) - - - - -	+300°C

1.4 Recommended operating conditions. 5/

Supply voltage range (V_{CC}) - - - - -	4.5 V dc to 5.5 V dc
Case operating temperature range (T_C) - - - - -	-55°C to +125°C
Minimum input high voltage level (V_{IH}) - - - - -	2.2 V
Maximum input low voltage level (V_{IL}) - - - - -	0.8 V

2. APPLICABLE DOCUMENTS

2.1 Government specification, standard, and bulletin. Unless otherwise specified, the following specification, standard, and bulletin, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.
MIL-STD-1835 - Microcircuit Case Outlines.

BULLETIN

MILITARY

MIL-BUL-103 - List of Standardized Military Drawing (SMD's).

(Copies of the specification, standard, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.

3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.2 herein and figure 1.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.

3.2.3 Truth tables. The truth tables shall be as specified on figure 3.

3/ When the thermal resistance for this case is specified in MIL-STD-1835, that value shall supersede the value indicated herein.

4/ Maximum junction temperature (T_J) may be increased to 175°C during the burn-in and steady state life test.

5/ All voltages referenced to GND.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-86875
		REVISION LEVEL C	SHEET 3

DESC FORM 193A

JUL 91

9004708 0005839 2&T

3.2.4 Block diagram. The block diagram shall be as specified on figure 4.

3.2.5 Die overcoat. Polyimide and silicone coatings are allowable as an overcoat on the die for alpha particle protection only. Each coated microcircuit inspection lot (see inspection lot as defined in MIL-M-38510) shall be subjected to and pass the internal moisture content test at 5000 ppm (see method 1018 of MIL-STD-883). The frequency of the internal water vapor testing shall not be decreased unless approved by the preparing activity. Samples may be pulled any time after seal.

3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and apply over the full case operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103 (see 6.6 herein).

3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.6 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.

3.7 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change. Notification of change to DESC-EC shall be required in accordance with MIL-STD-883 (see 3.1 herein).

3.9 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

4. QUALITY ASSURANCE PROVISIONS

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).

4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

a. Burn-in test, method 1015 of MIL-STD-883.

(1) Test condition C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.

(2) $T_A = +125^\circ\text{C}$, minimum.

b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-86875
		REVISION LEVEL C	SHEET 4

DESC FORM 193A
JUL 91

■ 9004708 0005840 TT1 ■

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions 1/ 2/ -55°C ≤ T _C ≤ +125°C 4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
High level output voltage	V _{OH}	I _O = -4.0 mA, V _{IH} = 2.2 V, V _{IL} = 0.8 V	1, 2, 3	ALL	2.4		V
Low level output voltage (I/O ₀ - I/O ₇ terminals only)	V _{OL1}	I _O = 4.0 mA, V _{IH} = 2.2 V, V _{IL} = 0.8 V	1, 2, 3	ALL		0.4	V
Low level open drain output voltage (BUSY _L , BUSY _R , INT _L , and INT _R terminals only)	V _{OL2}	I _O = 16 mA	1, 2, 3	ALL		0.5	V
High impedance output leakage current	I _{OZ}	$\overline{CE} = V_{IH}$, V _O = GND to V _{CC}	1, 2, 3	ALL	-10.0	10.0	μA
High level input voltage	V _{IH}		1, 2, 3	ALL	2.2		V
Low level input voltage	V _{IL}		1, 2, 3	ALL		0.8	V
Input leakage current	I _{IH}	V _{IH} = 5.5 V	1, 2, 3	ALL		10.0	μA
	I _{IL}	V _{IL} = GND	1, 2, 3	ALL	-10.0		μA
Operating supply current (standby)	I _{SB1}	$\overline{CE}_L = \overline{CE}_R \geq V_{IH}$, Both ports standby, V _{CC} = 5.5 V	1, 2, 3	01-04, 09-12, 19-20		65	mA
				06-08, 14-16		55	
				05,13, 17,18		45	
				21,22		60	
	I _{SB2}	\overline{CE}_L or $\overline{CE}_R = V_{IH}$, one port standby, active port outputs open, V _{CC} = 5.5 V	1, 2, 3	02-04, 10-12		135	mA
				01,09, 19,20		125	
				06-08, 14-16		110	
				05,13, 17,18		100	
				21,22		150	

See footnotes at end of table.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-86875
		REVISION LEVEL C	SHEET 5

DESC FORM 193A
JUL 91

9004708 0005841 938

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions 1/ 2/ -55°C ≤ T _c ≤ +125°C 4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified	Group A subgroups	Device type	Limits		Unit					
					Min	Max						
Operating supply current (full standby)	I _{SB3}	$\overline{CE}_L = \overline{CE}_R \geq V_{CC} - 0.2 V,$ $V_{CC} = 5.5 V, V_{IN} \leq 0.2 V$ or $V_{IN} \geq V_{CC} - 0.2 V,$ both ports full standby	1, 2, 3	01-04, 09-12, 17-20		30	mA					
				05-08, 13-16, 21,22		10						
Operating supply current (full standby)	I _{SB4}	\overline{CE}_L or $\overline{CE}_R \geq V_{CC} - 0.2 V,$ $V_{CC} = 5.5 V, V_{IN} \leq 0.2 V$ or $V_{IN} \geq V_{CC} - 0.2 V,$ one port full standby, active port outputs open	1, 2, 3	21,22		140	mA					
				04,12		125						
				03,11		120						
				02,10		115						
				01,09, 19,20		110						
				08,16		95						
				07,15		90						
				06,14		85						
				05,13		80						
				17,18								
Operating supply current (dynamic)	I _{CC}	\overline{CE}_L and $\overline{CE}_R = V_{IL},$ $V_{CC} = 5.5 V, f = 1 MHz,$ both ports active	1, 2, 3	03,04, 11,12, 21,22		230	mA					
				02,10		225						
				01,09		200						
				07,08		185						
				15,16								
				06,14, 19,20		180						
				05,13		160						
				17,18		150						
				V _{CC} for data retention	V _{DR}	V _{CC} = 2.0 V, $\overline{CE} \geq V_{CC} - 0.2 V,$ $V_{IN} \geq V_{CC} - 0.2 V$ or $V_{IN} \leq 0.2 V$		1, 2, 3	05-08, 13-16, 21,22	2.0		V
Data retention current	I _{CCDR}		1, 2, 3	05-08, 13-16, 21,22		4.0	mA					
Chip deselect to data retention time 3/	t _{CDR}	V _{CC} = 2.0 V, $\overline{CE} \geq V_{CC} - 0.2 V,$ $V_{IN} \geq V_{CC} - 0.2 V$ or $V_{IN} \leq 0.2 V$	1, 2, 3	05-08, 13-16, 21,22	0		ns					
Operation recovery time 3/	t _R	V _{CC} = 2.0 V, $\overline{CE} \geq V_{CC} - 0.2 V,$ $V_{IN} \geq V_{CC} - 0.2 V$ or $V_{IN} \leq 0.2 V$	1, 2, 3	05,13	90		ns					
				06,14	70							
				07,15	55							
				08,16	45							
				21,22	35							

See footnotes at end of table.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

5962-86875

REVISION LEVEL
C

SHEET

6

DESC FORM 193A

JUL 91

9004708 0005842 874

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions 1/ 2/ -55°C ≤ T _C ≤ +125°C 4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
Input capacitance 4/ 5/	C _{IN}	f = 1 MHz, V _{IN} = V _{CC} or GND, see 4.3.1c, T _A = 25°C	4	All		12	pF
Output capacitance 4/ 5/	C _{OUT}	f = 1 MHz, V _{IN} = V _{CC} or GND see 4.3.1c, T _A = 25°C	4	01-20		10	pF
				21,22		11	
Functional tests		See 4.3.1d	7, 8A, 8B	All			
Read cycle							
Read cycle time	t _{AVAV}	6/	9, 10, 11	17-22	35		ns
				04,08	45		
				12,16			
				01,05	90		
				09,13			
				02,06	70		
				10,14			
03,07	55						
11,15							
Address access time	t _{AVQV}	6/	9, 10, 11	17-22		35	ns
				04,08		45	
				12,16			
				01,05		90	
				09,13			
				02,06		70	
				10,14			
03,07		55					
11,15							
Output hold from address change	t _{AXQX}	6/	9, 10, 11	17,18	3		ns
				01,05	10		
				09,13			
				02-04, 06-08, 10-12, 14-16, 19-22	0		
Output enable access time	t _{OLQV}	6/	9, 10, 11	17,18		15	ns
				01,02, 05,06, 09,10, 13,14		40	
				03,07, 11,15		35	
				04,08, 12,16		30	
				21,22		25	
				19,20		20	

See footnotes at end of table.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-86875
		REVISION LEVEL C	SHEET 7

DESC FORM 193A
JUL 91

9004708 0005843 700

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions 1/ 2/ -55°C ≤ T _c ≤ +125°C 4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
Read cycle							
Output enable to output active 3/ 7/	t _{OELZ}	6/	9, 10, 11	All	3		ns
Output enable high to high Z 3/ 7/ 8/	t _{OEHZ}	6/	9, 10, 11	17, 18, 21, 22		15	ns
				01, 05, 09, 13		40	
				02, 06, 10, 14		35	
				03, 07, 11, 15		30	
				04, 08, 12, 16, 19, 20		20	
Chip enable to output active 3/ 7/	t _{CELZ}	6/	9, 10, 11	All	5		ns
Chip enable high to high Z 3/ 7/ 8/	t _{CEHZ}	6/	9, 10, 11	17, 18, 21, 22		15	ns
				01, 05, 09, 13		40	
				02, 06, 10, 14		35	
				03, 07, 11, 15		30	
				04, 08, 12, 16, 19, 20		20	
Chip enable to output valid	t _{ELQV}	6/	9, 10, 11	17-22		35	ns
				04, 08, 12, 16		45	
				01, 05, 09, 13		90	
				02, 06, 10, 14		70	
				03, 07, 11, 15		55	
Chip enable low to power up 3/	t _{PU}	6/	9, 10, 11	All	0		ns
Chip enable high to power down 3/	t _{PD}	6/	9, 10, 11	All		50	ns

See footnotes at end of table.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-86875
		REVISION LEVEL C	SHEET 8

DESC FORM 193A
JUL 91

9004708 0005844 647

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions <u>1/ 2/</u> -55°C ≤ T _C ≤ +125°C 4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
Write cycle							
Write recovery time	t _{WHAX}	<u>6/</u>	9, 10, 11	01-20 21,22	2 0		ns
Chip enable to end-of-write	t _{ELWH}	<u>6/</u>	9, 10, 11	17-22 01,05, 09,13 02,06, 10,14 03,07, 11,15 04,08, 12,16	30 85 50 40 35		ns
Address setup time	t _{AVWL}	<u>6/</u>	9, 10, 11	01-20 21,22	2 0		ns
Write pulse width	t _{WLWH}	<u>6/</u>	9, 10, 11	17,18 04,08, 12,16 01,05, 09,13 02,06, 10,14 03,07, 11,15 21,22 19,20	20 35 60 50 40 30 25		ns
Data valid to end-of-write	t _{DVWH}	<u>6/</u>	9, 10, 11	17-20 04,08, 12,16 01,05, 09,13 02,06, 10,14 03,07, 11,15, 21,22	15 20 40 30 20		ns
Write enabled to output in high impedance state <u>3/ 7/ 8/</u>	t _{WLQZ}	<u>6/</u>	9, 10, 11	17,18, 21,22 04,08, 12,16, 19,20 01,05, 09,13 02,06, 10,14 03,07, 11,15	15 20 40 35 30		ns

See footnotes at end of table.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-86875
		REVISION LEVEL C	SHEET 9

DESC FORM 193A
JUL 91

9004708 0005845 583

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions 1/ 2/ -55°C ≤ T _C ≤ +125°C 4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
Write cycle							
Data hold time	t _{WHDX}	6/	9, 10, 11	All	0		ns
End-of-write to data active ^{3/ 7/ 8/}	t _{WHQX}	6/	9, 10, 11	All	0		ns
Address valid to end-of-write	t _{AVWH}	6/	9, 10, 11	17-22	30		ns
				01,05,09,13	85		
				02,06,10,14	50		
				03,07,11,15	40		
				04,08,12,16	35		
BUSY timing							
Address match to $\overline{\text{BUSY}}$ state	t _{BAA}	6/ 9/	9, 10, 11	17,19		20	ns
				04,08,21		35	
				01-03,05-07		45	
Chip enable to $\overline{\text{BUSY}}$ state	t _{BAC}	6/ 9/	9, 10, 11	17,19		20	ns
				04,08,21		30	
				01,05		45	
				02,03,06,07		35	
Address no match to not BUSY state	t _{BDA}	6/ 9/	9, 10, 11	17,19		20	ns
				21		30	
				04,08		35	
				01,05		45	
				02,03,06,07		40	

See footnotes at end of table.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

5962-86875

REVISION LEVEL
C

SHEET

10

DESC FORM 193A
JUL 91

9004708 0005846 41T

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions <u>1/ 2/</u> -55°C ≤ T _C ≤ +125°C 4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
BUSY timing							
Chip disable to not BUSY state	t _{BDC}	<u>6/ 9/</u>	9, 10, 11	17,19		20	ns
				04,08, 21		25	
				01,05		45	
				02,03, 06,07,		30	
Address arbitration priority setup time	t _{APS}	<u>6/ 9/</u>	9, 10, 11	01-08, 17,19, 21	5		ns
Interrupt timing							
Interrupt setup time	t _{INS}	<u>6/ 9/ 10/</u>	9, 10, 11	17-20		25	ns
				21,22		35	
				04,08, 12,16		40	
				01,05, 09,13		55	
				02,06, 10,14		50	
				03,07, 11,15		45	
				17,18		15	
				04,08 12,16		40	
Interrupt reset time	t _{INR}	<u>6/ 9/ 10/</u>	9, 10, 11	01,05		55	ns
				09,13		55	
				02,06		50	
				10,14		50	
				03,07		45	
				11,15		45	
				21,22		35	
				19,20		25	

- 1/ All voltages referenced to GND. Negative undershoots to a minimum of -0.3 V are allowed with a maximum of 50 ns pulse width.
- 2/ Timing diagrams are as specified on figure 5. Unless indicated under conditions, the switching times test circuit is as indicated on figure 6a.
- 3/ May not be tested, but shall be guaranteed to the limits specified in table I.
- 4/ Effective capacitance calculated from $C = \Delta Q / \Delta V$ with $\Delta V = 3$ volts and $V_{CC} = 5.0$ V, or measured with capacitance meter.
- 5/ Tested only initially and after any design changes.
- 6/ A pull-up resistor to V_{CC} on the CE input is required to keep the device deselected during V_{CC} power-up, otherwise I_{SB} will exceed values given.
- 7/ Transition is measured ±500 mV from low or high impedance voltage with load, reference figure 6b.
- 8/ Switching times test circuit as indicated on figure 6b.
- 9/ Switching times test circuit as indicated on figure 6c.
- 10/ The left port interrupt is set when the right port writes to memory location 3FE (Hex) and is reset when the left port reads from 3FE. The right port interrupt is set when the left port writes to memory location 3FF and is reset when the right port reads from location 3FF.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

5962-86875

REVISION LEVEL
C

SHEET


11

DESC FORM 193A

JUL 91

9004708 0005847 356

Case outline Y



Inches	Millimeters	Inches	Millimeters
.006	.15	.055	1.40
.010	.25	.077	1.96
.015	.38	.090	2.29
.025	.64	.093	2.36
.033	.84	.125	3.18
.037	.94	.434	11.02
.043	1.09	.446	11.33
.045	1.14	.554	14.07
.047	1.19	.572	14.53

FIGURE 1. Case outline.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

5962-86875


REVISION LEVEL
A

SHEET
12

DESC FORM 193A
JUL 91

9004708 0005848 292

Case outline U



Symbol	Inches		Millimeters	
	Min	Max	Min	Max
A	.089	.108	2.26	2.74
A1	.079	.096	2.01	2.44
A2	.058	.073	1.47	1.85
B	.018	.022	0.46	0.56
c	.008	.010	0.20	0.25
D		.750		19.05
D1	.100 REF		2.54	
D2	.550 BSC		13.97	
D3		.630		16.00
e	.050 BSC		1.27	
E		.750		19.05
E1	.100 REF		2.54	
E2	.550 BSC		13.97	
E3		.630		16.00
L	.350	.450	8.89	11.43
ND		12		
NE		12		

FIGURE 1. Case outline - Continued.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

5962-86875

REVISION LEVEL
C

SHEET

13

DESC FORM 193A
JUL 91

9004708 0005849 129

Device types	All		Device types	All	
Case outlines	X, Y, and U	Z	Case outlines	X, Y, and U	Z
Terminal number	Terminal symbol		Terminal number	Terminal symbol	
1	\overline{CE}_L	\overline{CE}_L	27	I/O _{2R}	I/O _{0R}
2	R/\overline{W}_L	R/\overline{W}_L	28	I/O _{3R}	I/O _{1R}
3	\overline{BUSY}_L	\overline{BUSY}_L	29	I/O _{4R}	I/O _{2R}
4	\overline{INT}_L	\overline{INT}_L	30	I/O _{5R}	I/O _{3R}
5	\overline{OE}_L	NC	31	I/O _{6R}	I/O _{4R}
6	A _{0L}	\overline{OE}_L	32	I/O _{7R}	I/O _{5R}
7	A _{1L}	A _{0L}	33	A _{9R}	I/O _{6R}
8	A _{2L}	A _{1L}	34	A _{8R}	I/O _{7R}
9	A _{3L}	A _{2L}	35	A _{7R}	NC
10	A _{4L}	A _{3L}	36	A _{6R}	A _{9R}
11	A _{5L}	A _{4L}	37	A _{5R}	A _{8R}
12	A _{6L}	A _{5L}	38	A _{4R}	A _{7R}
13	A _{7L}	A _{6L}	39	A _{3R}	A _{6R}
14	A _{8L}	A _{7L}	40	A _{2R}	A _{5R}
15	A _{9L}	A _{8L}	41	A _{1R}	A _{4R}
16	I/O _{0L}	A _{9L}	42	A _{0R}	A _{3R}
17	I/O _{1L}	I/O _{0L}	43	\overline{OE}_R	A _{2R}
18	I/O _{2L}	I/O _{1L}	44	\overline{INT}_R	A _{1R}
19	I/O _{3L}	I/O _{2L}	45	\overline{BUSY}_R	A _{0R}
20	I/O _{4L}	I/O _{3L}	46	R/\overline{W}_R	\overline{OE}_R
21	I/O _{5L}	I/O _{4L}	47	\overline{CE}_R	NC
22	I/O _{6L}	I/O _{5L}	48	V _{CC}	\overline{INT}_R
23	I/O _{7L}	I/O _{6L}	49	---	\overline{BUSY}_R
24	GND	I/O _{7L}	50	---	R/\overline{W}_R
25	I/O _{0R}	NC	51	---	\overline{CE}_R
26	I/O _{1R}	GND	52	---	V _{CC}

NOTE: An "L" suffix on a terminal indicates it applies to the "left" port, an "R" indicates it applies to the "right" port.

FIGURE 2. Terminal connections.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-86875
		REVISION LEVEL C	SHEET 14

DESC FORM 193A
JUL 91

9004708 0005850 940

Noncontention read/write control 1/

Left port inputs			Right port inputs			Flags <u>2/</u>		Function
R/ \overline{W} _L	\overline{CE} _L	\overline{OE} _L	R/ \overline{W} _R	\overline{CE} _R	\overline{OE} _R	\overline{BUSY} _L	\overline{BUSY} _R	
X	H	X	X	X	X	H	H	Left port in power down mode.
X	X	X	X	H	X	H	H	Right port in power down mode.
L	L	X	X	X	X	H	H	Data on left port written in memory.
H	L	L	X	X	X	H	H	Data in memory output on Left mode.
X	X	X	L	L	X	H	H	Data on right port written in memory.
X	X	X	H	L	L	H	H	Data in memory output on right port.

Interrupt flag control 1/

Left port					Right port					Function
R/ \overline{W} _L	\overline{CE} _L	\overline{OE} _L	A0 _L -A9 _L	\overline{INT} _L	R/ \overline{W} _R	\overline{CE} _R	\overline{OE} _R	A0 _R -A9 _R	\overline{INT} _R	
L	L	X	3FF	X	X	X	X	X	L	Set right \overline{INT} _R flag.
X	X	X	X	X	H	L	L	3FF	H	Reset right \overline{INT} _R flag.
X	X	X	X	L	L	L	X	3FE	X	Set left \overline{INT} _L flag.
H	L	X	3FE	H	X	X	X	X	X	Reset left \overline{INT} _L flag.

See footnotes at end of figure.

FIGURE 3. Truth table.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-86875
		REVISION LEVEL C	SHEET 15

DESC FORM 193A

JUL 91

9004708 0005851 887

\overline{CE} arbitration with address match before \overline{CE} 1/ 3/

Left port				Right port				Flags 4/		Function
R/ \overline{W} _L	\overline{CE} _L	\overline{OE} _L	A0 _L -A9 _L	R/ \overline{W} _R	\overline{CE} _R	\overline{OE} _R	A0 _R -A9 _R	\overline{BUSY} _L	\overline{BUSY} _R	
X	LBR	X	MATCH	X	L	X	MATCH	H	L	Left operation permitted. Right operation not permitted.
X	L	X	MATCH	X	LBL	X	MATCH	L	H	Left operation not permitted. Right operation permitted.
X	LST	X	MATCH	X	LST	X	MATCH	H	L	Arbitration resolved.
X	LST	X	MATCH	X	LST	X	MATCH	L	H	Arbitration resolved.

Address arbitration with \overline{CE} Low before address match 1/ 5/ 6/

Left port				Right port				Flags 2/		Function
R/ \overline{W} _L	\overline{CE} _L	\overline{OE} _L	A0 _L -A9 _L	R/ \overline{W} _R	\overline{CE} _R	\overline{OE} _R	A0 _R -A9 _R	\overline{BUSY} _L	\overline{BUSY} _R	
X	L	X	YBR	X	L	X	VALID	H	L	Left operation permitted. Right operation not permitted.
X	L	X	VALID	X	L	X	VBL	L	H	Left operation not permitted. Right operation permitted.
X	L	X	VST	X	L	X	VST	H	L	Arbitration resolved.
X	L	X	VST	X	L	X	VST	L	H	Arbitration resolved.


- 1/ X = don't care, H = logic 1 state, L = logic 0 state, LST = left and right, \overline{CE} = low within 5 ns of each other.
 2/ INT flags = Logic DON'T CARE state.
 3/ LBR = left \overline{CE} = low \geq 5 ns before right \overline{CE} . LBL = right \overline{CE} = low \geq 5 ns before left \overline{CE} .
 4/ A0_L - A0_L \neq A0_R - A9_R.
 5/ VST = left and right addresses match within 5 ns of each other. VBR = left addresses valid \geq 5 ns before right address.
 6/ VBL = right address valid \geq 5 ns before left address.

FIGURE 3. Truth table - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-86875
		REVISION LEVEL C	SHEET 16

DESC FORM 193A
 JUL 91

9004708 0005852 713



NOTES:

1. An "L" suffix on a terminal indicates it applies to the "left" port, an "R" indicates it applies to the "right" port.
2. These signals are outputs on device types 01 through 08, 17, 19 and 21 and inputs on device types 09 through 16, 18, 20, and 22. On device types 01 through 08, 17, 19, and 21 these signals are open drain and require pull-up resistors.
3. Open drain outputs: Pull-up resistor required.


FIGURE 4. Block diagram.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-86875
		REVISION LEVEL C	SHEET 17

DESC FORM 193A
 JUL 91

■ 9004708 0005853 65T ■

READ CYCLE 1: SEE NOTES 1, 2, AND 6



READ CYCLE 2: SEE NOTES 1 AND 3




FIGURE 5. Timing waveform diagram.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

5962-86875

REVISION LEVEL
C

SHEET
18

DESC FORM 193A
JUL 91

9004708 0005854 596





FIGURE 5. Timing waveform diagram - Continued.


STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-86875
		REVISION LEVEL C	SHEET 19

DESC FORM 193A
 JUL 91

9004708 0005855 422

CONTENTION CYCLE 1: CE ARBITRATION

\overline{CE}_L VALID FIRST



\overline{CE}_R VALID FIRST




FIGURE 5. Timing waveform diagram - Continued.


STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-86875
		REVISION LEVEL C	SHEET 20

DESC FORM 193A
 JUL 91

9004708 0005856 369

CONTENTION CYCLE 2: ADDRESS VALID ARBITRATION
SEE NOTE 5

LEFT ADDRESS VALID FIRST:



RIGHT ADDRESS VALID FIRST:




FIGURE 5. Timing waveform diagram - Continued.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

5962-86875

REVISION LEVEL
C


SHEET
21

DESC FORM 193A
JUL 91

9004708 0005857 2T5

INTERRUPT MODE: SEE NOTES 5 AND 8

LEFT SIDE SETS $\overline{\text{INT}}_R$



RIGHT SIDE CLEARS $\overline{\text{INT}}_R$




FIGURE 5. Timing waveform diagram - Continued.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

5962-86875


REVISION LEVEL
C

SHEET
22

DESC FORM 193A
JUL 91

9004708 0005858 131

RIGHT SIDE SETS \overline{INT}_L



LEFT SIDE CLEARS \overline{INT}_L




FIGURE 5. Timing waveform diagram - Continued.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

5962-86875


REVISION LEVEL
C

SHEET
23

DESC FORM 193A
JUL 91

9004708 0005859 078

DATA RETENTION WAVEFORM



NOTES:


1. R/\bar{W} is high (logic 1 state) for read cycles.
2. Device is continuously enabled, $\overline{CE} = V_{IL}$.
3. Address valid prior to or coincident with \overline{CE} transition low (logic 0 state).
4. If \overline{CE} goes high (logic 1 state) simultaneously with R/\bar{W} high (logic 1 state), the outputs remain in the high impedance state.
5. $\overline{CE}_L = \overline{CE}_R = V_{IL}$.
6. $\overline{OE} = V_{IL}$.
7. $R/\bar{W} = V_{IH}$ during the address transition.
8. \overline{INT}_R and \overline{INT}_L are reset high (logic 1 state) during power up.

FIGURE 5. Timing waveform diagram - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-86875
		REVISION LEVEL C	SHEET 24

DESC FORM 193A
 JUL 91

9004708 0005860 89T



NOTES:

1. Tolerances on resistors and capacitors = ± 10 percent.
2. Input pulse levels are at GND to 3.0 V.
3. Input rise/fall times are at 5 ns.
4. Input timing reference levels are at 1.5 V.
5. Output reference levels are at 1.5 V.
6. C_1 and C_2 capacitance loads will be 100 pF for all devices, except for device types 04, 08, 12, and 16-22 which will be at 30 pF.

FIGURE 6. Switching times test circuit.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-86875
		REVISION LEVEL C	SHEET 25

DESC FORM 193A
JUL 91

■ 9004708 0005861 726 ■

TABLE II. Electrical test requirements. 1/

MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
Interim electrical parameters (method 5004)	---
Final electrical test parameters (method 5004)	1*,2,3,7,8A, 8B,9,10,11
Group A test requirements (method 5005)	1,2,3,4,7,8A, 8B,9,10,11
Groups C and D end-point electrical parameters (method 5005)	2,3,7,8A,8B

1/ Any or all subgroups may be combined when using high speed testers.
* PDA applies to subgroup 1.

4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 (C_{IN} and C_{OUT} measurement) shall be measured only for the initial test and after process or design changes which may affect capacitance. Sample size is fifteen with zero accept and all input and output terminals tested.
- d. Subgroups 7 and 8 shall include verification of the truth table.

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - (2) $T_A = +125^\circ\text{C}$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for original equipment manufacturer application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-86875
		REVISION LEVEL C	SHEET 26

DESC FORM 193A
JUL 91

■ 9004708 0005862 662 ■

6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.3 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).

6.4 Record of users. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.

6.5 Comments. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444, or telephone 513-296-5377.

6.6 Approved sources of supply. Approved sources of supply are listed herein. Additional sources will be added to MIL-BUL-103 as they become available. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to DESC-EC.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-86875
		REVISION LEVEL C	SHEET 27

DESC FORM 193A
JUL 91

■ 9004708 0005863 5T9 ■